

1. (Currently Amended) An integrated circuit device comprising:  
a conductive contact in a hole in an interlevel dielectric layer;  
a first spacer having a first dielectric constant on a side wall of the conductive contact; and  
a second spacer having a second dielectric constant located between the first spacer and the side wall of the conductive contact, wherein the first dielectric constant is less than the second dielectric constant~~that is less than the first dielectric constant located between the first spacer and the side wall of the conductive contact~~.
2. (Currently Amended) An integrated circuit device according to Claim 1 wherein the first spacer comprises silicon ~~oxide~~nitride and the second spacer comprises silicon nitride~~oxide~~.
3. (Currently Amended) An integrated circuit device of Claim 1, wherein the thickness of the first spacer is in a range between about 10 Å and about ~~[[300]]~~200 Å.
4. (Currently Amended) An integrated circuit device according to Claim 1 wherein the thickness of the second spacer is in a range between about 10 Å and about ~~[[200]]~~300 Å.
5. (Original) An integrated circuit device according to Claim 1 further comprising:  
a conductive line in the interlevel dielectric layer adjacent the first spacer opposite the conductive contact.
6. (Currently Amended) An integrated circuit device according to Claim 1 further comprising:  
a contact pad in a substrate, wherein the conductive ~~plug~~contact contacts the contact pad.

7. (Currently Amended) An integrated circuit device according to Claim 6 wherein the ~~first~~<sup>second</sup> spacer extends along the side wall to contact the contact pad; and wherein the first spacer does not contact ~~the spaced isolated from~~ the contact pad.

8-9. (Canceled)

10. (Original) An integrated circuit device comprising:  
an integrated circuit substrate in which source/drain regions are formed;  
a first interlevel dielectric layer which is formed on the integrated circuit substrate;  
gate line patterns which are formed in the first interlevel dielectric layer;  
contact pads which are present between adjacent gate line patterns in the first interlevel dielectric layer and electrically connected to the source/drain regions;  
a second interlevel dielectric layer which is formed on the first interlevel dielectric layer, wherein contact holes, through which the contact pads are exposed, are formed in the second interlevel dielectric layer;  
first contact spacers which are formed along the side walls of the second interlevel dielectric layer which is exposed via the contact holes, the first contact spacers being formed of silicon oxide;  
second contact spacers which are formed of silicon nitride and formed on the first contact spacers; and  
contact plugs which are present in the contact holes between the second contact spacers.

11. (Original) The integrated circuit device of claim 10, wherein the second interlevel dielectric layer further comprises:  
bit line contact plugs which are electrically connected to some of the contact pads;  
and  
bit line patterns which are formed on the bit line contact plugs and electrically connected to the bit line contact plugs,

wherein the other contact pads, which are not electrically connected to the bit line contact plugs, are exposed through the contact holes.

Claims 12-27. (Canceled)